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Graphics Processing Units (GPUs) maintain a large register file to increase the thread level parallelism (TLP).
To increase the TLP further, recent GPUs have increased the number of on-chip registers in every generation.
However, with the increase in the register file size, the leakage power increases. Also, with the technology
advances, the leakage power component has increased and has become an important consideration for the man-
ufacturing process. The leakage power of a register file can be reduced by turning infrequently used registers
into low power (drowsy or off) state after accessing them. A major challenge in doing so is the lack of runtime
register access information.
This paper proposes GREENER (GPU REgister file ENErgy Reducer): a system to minimize leakage energy
of the register file of GPUs. GREENER employs a compile-time analysis to estimate the run-time register
access information. The result of the analysis is used to determine the power state of the registers (ON, SLEEP,
or OFF) after each instruction. We propose a power optimized assembly instruction set that allows GREENER
to encode the power state of the registers in the executable itself. The modified assembly, along with a run-time
optimization to update the power state of a register during execution, results in significant power reduction.
We implemented GREENER in GPGPU-Sim simulator, and used GPUWattch framework to measure the
register file’s leakage power. Evaluation of GREENER on 21 kernels from CUDASDK, GPGPU-SIM, Par-
boil, and Rodinia benchmarks suites shows an average reduction of register leakage energy by 69.04% and
maximum reduction of 87.95% with a negligible number of simulation cycles overhead (0.53% on average).
CCS Concepts: • Computer systems organization → Single instruction, multiple data; • Hardware →
Power and energy; • Software and its engineering→ Compilers;
Additional Key Words and Phrases: Register File, Power, Energy, and Performance
1 INTRODUCTION
Graphics Processing Unit (GPU) achieves high throughput by utilizing thread level parallelism
(TLP). Typically, GPUs maintain a large register file in each streaming multiprocessor (SM) to
improve the TLP. GPUs allow a large number of resident threads [17] in each SM, and the resident
threads can store their thread context in the register file, which facilitates faster context switching
of the threads. The threads that are launched in each SM are grouped into sets of 32 threads (called
warps), and they execute the instructions in a single instruction, multiple threaded (SIMT) manner.
To keep improving the TLP of the GPUs, GPU architects increase the maximum number of resident
threads and register file sizes in every generation. For instance, NVIDIA Fermi GF100 has 128KB
register file and allows up to 1536 resident threads, while NVIDIA Kepler GK110 has 256KB reg-
ister file and allows maximum 2048 resident threads [17].
Earlier studies [14, 22] show that register files in GPUs consume around 15% of the total power.
With the technology advances, the leakage power component has increased and has become an im-
portant consideration for the manufacturing process [19]. Moreover, registers in a GPU continue to
dissipate leakage power throughout the entire execution of its warp even when they are not accessed
by the warp.
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208016, India, vjatala@cse.iitk.ac.in; Jayvant Anantpur, Mentor Graphics India Pvt Ltd, Bangalore, Karnataka, 560012,
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Each data point shows the access of a register (Y-axis) during a cycle (X-axis).
Fig. 1. Register Access Pattern for MUM [4]
1.1 Motivation
To understand the severity of leakage power dissipation by register file, consider Figure 1 which
shows the access patterns of some registers of warp 0 during the execution of MUM application
(The experimental methodology has been discussed in Section 4). We use the access patterns of the
registers of a single warp as a representative since all the warps of a kernel typically show similar
behavior during execution [2]. We make the following observations:
• Register 10 is accessed very infrequently—it is accessed for only 7 cycles during the complete
execution (life time) of the warp (29614 cycles).
• Register 1 is the most frequently accessed register during the warp execution. However, it is
accessed for only 330 cycles (∼ 1.11%) during the life time of the warp.
This shows that registers are accessed for a very short duration during the warp life time. However,
they continue to dissipate leakage power for the entire life time of the warp. Figure 2 shows that
the behavior is not specific to MUM, but is seen across a wide range of applications. The figure
shows the percentage of simulation cycles spent in register accesses (averaged over all the registers
in all the warps) for several applications. We observe that registers on an average spend< 2% of the
simulation cycles during the warp execution while leaking power during the entire execution.
One solution [1] to reduce the leakage power of the registers is by putting the registers into
drowsy or SLEEP1 state immediately after the registers of an instruction are accessed. However,
this can have run-time overhead whenever there are frequent wake up signals to the sleeping register.
Consider Figure 1 again:
• Putting register 10 to SLEEP state immediately after its accesses saves significant power due to
the gaps of several thousands of cycles between consecutive accesses.
• In contrast, register 1 is accessed very frequently. If it is put to SLEEP after every access, it will
have a high overhead of wake up signals.
• The access pattern of register 7 changes during the warp execution. It is accessed frequently for
some duration (for example, between cycles 10500–11250), and not accessed frequently for other
duration (between cycles 3000–7500). To optimize energy as well as run-time, the register needs
to be kept ON whenever it is frequently accessed, and put to SLEEP otherwise.
• The last access to register 8 is at cycle 1602. The register can be turned OFF after its last access
to save more power.
1Drowsy [1, 9] and SLEEP [23] states refer to the same low power data preserving states. In this paper, we use the term
SLEEP.
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Fig. 2. Percentage of Simulation Cycles Spent by a Register (Averaged Over all the Registers)
In summary, the knowledge of registers’ access patterns helps improve energy efficiency without
impacting the run-time adversely. Our proposed solution GREENER statically estimates the run-
time usage patterns of registers to reduce GPU register file leakage power.
1.2 Contributions
GREENER uses a compile-time analysis to determine the power state of the registers (OFF, SLEEP,
or ON) for each instruction by estimating the register usage information. Further, it transforms an
input assembly language by encoding the power state information at each instruction to make it
energy efficient. The static analysis makes safe approximations while computing power state of the
registers, therefore, the choice of the state can be suboptimal at run-time. Hence, to improve the
accuracy and energy efficiency, it provides a run-time optimization that dynamically corrects the
power state of registers of each instruction. We make the following contributions:
(1) We introduce a new instruction format that supports the power states for the instruction registers
(Section 3.2). We propose a compile-time analysis that determines the power state of the regis-
ters at each program point and transforms an input assembly language into a power optimized
assembly language (Section 3.1 and 3.2).
(2) We propose a run-time optimization to reduce the penalty of suboptimal (but safe) choices made
by static analysis (Section 3.3).
(3) We implemented the proposed compile-time and run-time optimizations using GPGPU-Sim sim-
ulator [11]. We integrated GPUWattch [22] with CACT-P [24] version to enable power saving
mechanism (Section 4).
(4) We evaluated our implementation on wide range of kernels from different benchmark suites:
CUDASDK [8], GPGPU-SIM [4], Parboil [27], and Rodinia [6]. We observe a reduction in the
register leakage energy by an average of 69.04% and maximum of 87.95% (Section 4).
In the paper, Section 2 briefs the background required for GREENER, while the system itself is
described in Section 3. Section 4 and 5 give the experimental evaluation. Section 6 describes related
work, and Section 7 concludes the paper.
2 BACKGROUND
GPUs consist of a set of streaming multiprocessors (SMs). Each SM contains a large number of
execution units such as ALUs, SPs, SFUs, and Load/Store units. GPUs achieve high throughput
because they can hide long memory execution latencies with massive thread level parallelism. Each
SM has a large register file, which allows the resident threads to maintain their contexts, and hence
can have faster context switching. To reduce the access latency, the register file is divided into
multiple banks. The registers from different banks can be accessed in parallel. A bank conflict
occurs whenever multiple registers need to be accessed from the same bank, and these need to be
accessed in serial. In GPGPU-Sim simulator [11] the requests for instruction registers are stored in
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a collector unit. When all the operands of the instruction are ready, it can proceed to the execution
stage.
NVIDIA provides a programming language CUDA [7] to parallelize applications on GPU. The
portion of the code which is to be parallelized is specified using a special function called kernel. A
kernel is invoked with the number of thread blocks and the number of threads in each thread block
as parameters. A program written in CUDA can be compiled using nvcc compiler. The compiler
translates the program into an intermediate representation (PTX), which is finally translated to an
executable code. NVIDIA provides tools such as cuobjdump to disassemble the executable into
SASS assembly language. GPGPU-Sim converts SASS code to PTXPlus code for simulation.
GPUWattch [22] framework uses the simulation statistics of GPGPU-Sim to measure the power
of each component in the GPUs. The framework is built on McPAT [23], which internally uses
CACTI [5]. McPATmodels the register files as memory arrays to measure the register power. CACTI
divides memory arrays into set of banks, which are finally divided into subarrays (collection of
memory cells).
GREENER optimizes the PTXPlus code to make it energy efficient by reducing the leakage power
of the register files. Our experiments use GPUWattch framework to measure the leakage power.
3 GREENER
To understand the working of GREENER, we need to understand the different access patterns of a
register and their effect on the wake up penalty incurred. LetW (threshold) denotes the minimum
number of program instructions that are required to offset the wake-up penalty incurred when a
register state is switched from OFF or SLEEP state to ON state. Consider a program that accesses
some register R in a statement S during execution. The future accesses of R in this execution govern
its power state. The following scenarios exist:
(1) The next access (either read or write) to R is by an instruction S′ and there are no more thanW
instructions between S and S′. In this case, since the two accesses to R are very close, it should
be kept ON to avoid any wake-up penalty associated with SLEEP or OFF state.
(2) The next access to R is a read access by an instruction S′ and there are more thanW instructions
between S and S′. In this case, since the value stored in R is used by S′, we can not switch R to
OFF state as it will cause the loss of its value. However, we can put R in SLEEP state.
(3) The next access to R is a write access by an instruction S′ and there are more thanW instructions
between S and S′. In this case, since the value stored in R is being overwritten by S′, we can put
R in OFF state.
(4) There is no further access to R in the program. In this case also, register R can be safely turned
OFF.
We now describe the compiler analysis used by GREENER to capture these scenarios.
3.1 Compiler Analysis
To compute power state of registers at each instruction, we perform compiler analysis at the instruc-
tion level. Determining the power state of each register requires knowing the life time of registers
as well as the distance between the consecutive accesses to the registers. We use the following
notations.
• INS denotes the program point before the instruction S. OUTS denotes the program point after
the instruction S.
• SUCCS denotes the set of successors of the instruction S. An instruction I is said to be successor
of S if the control may transfer to I after executing the instruction S.
• isLivepi,R is true if there is some path from program point pi to Exit that contains a use of R not
preceded by its definition.
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Table 1. Computing Power State of a Register R at a Program Point pi
isLivepi,R SleepOffpi,R Powerpi,R
true true SLEEP
true false ON
false true OFF
false false ON
• Distpi,R denotes the distance in terms of number of instructions from program point pi till the next
access to R. Distpi,R is set to ∞ when it exceeds the thresholdW .
• SleepOffpi,R is true if the register R can be put into SLEEP or OFF state at pi.
• Powerpi,R denotes the power state of the register R at program point pi.
The liveness information of each register, isLivepi,R, can be computed using traditional liveness
analysis [18]. The data flow equations to compute the DistINS,R and DistOUTS,R are as follows:
DistINS,R =
{
1, if S accesses R
INCDistOUTS,R,otherwise
INCx =
{
∞, if x isW or ∞
x+1,otherwise
DistOUTS,R =
{
∞, if S is Exit
max
SS∈SUCCS
DistINSS,R, otherwise
Note that INCx is a saturating increment operator. Since our analysis aims to reduce the power
consumption, we compute DistOUTS,R as the maximum value of DistINSS,R over the successors
SS of S. A register R can potentially be put into SLEEP or OFF state at a program point pi if it is not
accessed within the distance windowW on some path:
SleepOffpi,R = Distpi,R == ∞
The power state of each register at each program point can be computed according to Table 1.
Note that in GPUs, all the threads of a warp execute the same instruction in SIMT manner, hence
power state computed by the analysis is applicable to 32 registers corresponding to the 32 threads
of a warp.
3.2 Encoding Power States
The power state (Power_State) of a register can be one of the three states: OFF, SLEEP, or ON.
Thus, it requires two bits to represent Power_State of one register. Since the power state can change
after every instruction at run-time, we need to encode the Power_State of the operand registers of
an instruction in the instruction itself.
PTXPlus instructions [11] can support up to 4 source and 4 destination registers. Encoding
Power_State of all the registers will require 16 bits. We observed that in our benchmarks, most
instructions use only up to 2 source registers and 1 destination register. Therefore, to reduce the
number of bits required to encode Power_State in each instruction, we encode information only for
2 source registers and 1 destination register. For instructions having more registers, Power_State of
the remaining registers is assumed to be SLEEP to enable power saving. The modified instructions
format is:
<Opcode><Options> <Operand_List> <Power_State_List >
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1 B4:set.le.s32.s32 $p2/$o127, $r8, $r0, ON, SLEEP, ON ;
2 ssy 0x00000110;
3 mov.u32 $r1, $r0, SLEEP, ON ;
4 $p2.ne bra B8;
5 B5:shl.u32 $r10, $r0, 0x00000002, ON, SLEEP ;
6 mov.u32 $r12, $r124, ON, SLEEP ;
7 add.half.u32 $r11, s[0x0018], $r10, ON, ON ;
8 add.half.u32 $r10, s[0x0020], $r10, ON, ON ;
9 B6:ld.global.u32 $r14, [$r11], ON ;
10 ld.global.u32 $r13, [$r10], ON ;
11 mad.f32 $r12, $r14, $r13, $r12, SLEEP, OFF, OFF ;
12 add.u32 $r1, $r1, 0x00000400, ON, ON ;
13 set.gt.s32.s32 $p2/$o127, $r8, $r1, ON, SLEEP, SLEEP ;
14 add.u32 $r10, $r10, 0x00001000, SLEEP, SLEEP ;
15 add.u32 $r11, $r11, 0x00001000, SLEEP, SLEEP ;
16 $p2.ne bra B6;
17 B7:bra B9;
18 B8:mov.u32 $r12, $r124, ON, SLEEP ;
19 B9:add.u32 $r0, $r0, $r5, ON, ON, SLEEP ;
20 shl.b32 $ofs1, $r9, 0x0, ON, ON ;
21 set.le.s32.s32 $p2/$o127, $r0, $r6, ON, SLEEP, SLEEP ;
22 mov.u32 s[$ofs1+0x0000], $r12, OFF ;
23 add.u32 $r9, $r9, $r7, SLEEP, SLEEP, SLEEP ;
24 $p2.ne bra B4;
B4
B5
B8B6
B9
B7
(a) Power Optimized PTXPlus (b) CFG
The shaded text in part (a) denotes the power states inserted by GREENER.
Fig. 3. A Snippet of the Program and its CFG for SP Benchmark [8]
where PowerOUTS,R is Power_State encoded for a register R for an instruction S.
Example 3.1. Figure 3(a) shows a snippet of power optimized PTXPlus code, which is generated
for SP benchmark using a threshold value (W ) 7. The control flow graph (CFG) corresponding to the
snippet is shown in Figure 3(b). Note that the CFG is shown with respect to traditional basic block
level to show it in compact. In Figure 3(a), explicit branch addresses have been replaced by block
labels for ease of understanding. The instruction at Line-1 uses 2 source registers (r8, r0) and 2
destination registers (p2, o127). As discussed, our analysis inserts the power states only for 2 source
registers and 1 destination register. In this case, the power states ON, SLEEP, ON correspond to
the registers p2, r8, and r0 respectively. The power state of o127 register (the fourth register in the
instruction) is set to SLEEP state after accessing the register.
For register r0 of the instruction, the next access to the register occurs at Line-3 (at distance 2,
less than the threshold value 7). Hence, the compiler inserts the power state as ON. Register p2 is
also kept in ON state for a similar reason. For register r8 of the same instruction, the next access
occurs along two paths. One of the paths has a use at a distance of 8 (along B5 at Line-13, > 7),
and the other has a definition after B9 (not shown in the figure). GREENER keeps the register in
SLEEP state since there is a path along which the next access happens after a distance > 7.
Finally, consider register r13 accessed by the instruction at Line-11. There is no further access of
r13 along any path in the program. Therefore, the power state of r13 is set to OFF to save power.

At run-time, power state of the source registers are set after the register contents have been read,
i.e., in the read operands phase in the GPU pipeline, and the power state of the destination registers
are set after the register contents have been written, i.e., in the write back stage of the pipeline. The
details of the hardware implementation are discussed in Section 3.4.
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S0 r0 = . . .
S1
..
.
S9 . . . = r0
S10
S11 . . . = r0
S12
9 Instructions
Distance Threshold = 7
Dist(OUT(S0), r0) = ∞
SleepOff(OUT(S0), r0) = true
isLive(OUT(S0), r0) = true
Power(OUT(S0), r0) = SLEEP
(a) Computing Distance at Branch Divergence
S11 :
S10 :
S0 : F D IS EX WB
F D IS EX WB
F D IS EX WB
SLEEP r0
ON r0
(b) Correcting Power State at Run-time.
The pipeline phases are: Fetch (F), Decode (D), Issue (IS), Execute (EX), and Writeback (WB)
Fig. 4. Example for Run-time Optimization
3.3 Run-time Optimization
Recall that the compiler analysis described in Section 3.1 computes DistOUTS,R as the maximum
distance value over all successors whenOUTS is a branch point. This decision increases the chances
of power savings, but it can be suboptimal at run-time as shown by the following example.
Example 3.2. Consider the CFG in Figure 4(a) for a hypothetical benchmark. Assume the thresh-
old value of 7 forGREENER. Instruction S0 defines a register r0. The next access to r0 occurs along
two paths: the path along S10 has a use at a distance of 2, and the other (along S1) has a use in S9
at a distance of ∞ (>7). GREENER computes DistOUTS0,r0 as ∞, the maximum of the distances
along the successors. Further, the state PowerOUTS0,r0 is computed as SLEEP. When the program
executes the path along S1, power is saved. However, if the program executes the path along S10,
then the register needs an immediate wake up, causing an overhead. 
GREENER’s compile-time decision can be corrected at run-time by looking at near future ac-
cesses of a register in the pipeline. The hardware is modified to check in the pipeline if any decoded
instruction from the same warp accesses a register whose power state is being changed to SLEEP
or OFF. If so, then the register power is kept ON. This avoids the wake up latencies for instructions
that access the same register within a short duration, thereby avoiding the performance penalty.
Section 3.4 describes the hardware implementation of the optimization.
Example 3.3. Figure 4(b) shows a possible execution sequence of a programwhose CFG is shown
in Figure 4(a). The instruction S0 writes to register r0. After writing the register value in write back
stage (WB), the register needs to be put into SLEEP state. Assume that the program takes the
path along S10 and decodes the instruction S11 before the write back stage of S0. Our run-time
optimization detects the future access to r0 by S11, and keeps the register in ON state instead of
putting it into SLEEP state to avoid additional wake up latencies. On the other hand, if the program
takes the path along S1, then the instruction present in the S9 would appear much later in the pipeline
(after WB stage of S0). The register r0 will be set to SLEEP state. 
Note that the effectiveness of run-time optimization depends on the application behavior at the
branch divergent points, i.e., it is more effective when the power status estimated by the compiler
analysis is sub-optimal at the divergent points. However, our experiments (discussed in Section 5.4)
show that the compiler optimization is much more effective than the run-time optimization for the
benchmarks used in the experiments.
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Fig. 5. Modifications to GPU Pipeline
3.4 Hardware Support
Figure 5 shows the modified pipeline of GPU Architecture that supports our proposed ideas, with the
modified components shaded and labeled. The changes are described below and the corresponding
overheads are quantified in Section 5.6.
(1) To support the new instruction format (Section 3.2), we modify the decode unit to extract the
power states of the registers from the instruction (Label (1) in Figure 5).
(2) The scoreboard unit (Label (2)) is modified to track RAR (Read After Read) and WAR (Write
after Read) dependencies in addition to RAW (Read After Write) and WAW (Write after Write)
dependencies. This is done by adding instruction’s source registers in the scoreboard table. It is
because an instruction can change the power state of a register to SLEEP or OFF after reading
the registers. Hence, the subsequent instructions that read/write the same register need to wait
until the power state is modified.
(3) The registers in SLEEP or OFF state are woken up by sending a wake up signal to the register
file (Label (3)). A warp is considered ready for issuing its current instruction only when all its
operand registers are in ON state.
(4) The read operands phase (Label (4)) is modified (a) to set the power state of source registers
after they have been read and (b) to release the source registers of the instruction which were
reserved by the scoreboard unit.
(5) The write back stage (Label (5)) includes the logic to set the power state of the destination
registers after the registers are written.
(6) The run-time optimization is implemented by adding a lookup table (Label (6)) to keep track
of the registers accessed by an instruction. For an instruction having program counter PC and
warp idWid, the lookup table is indexed byWid. When an instruction is decoded, the decode unit
inserts the instruction’s operand registers into the lookup table. When a warp (Wid) needs to set
the power state of a register (R) of an instruction (PC) to SLEEP or OFF, it searches the lookup
table for another instruction (a different PC) with the same Wid and accessing R. If a match
is found, then the power state of R is kept ON, otherwise, it is changed. After an instruction
completes its writeback stage, the corresponding entry is removed from the lookup table.
Each entry for a warp in the look up table stores instruction’s PC, and its register numbers. The
number of entries required for each warp is determined by the pipeline depth, which can be large.
However, in practice, the number of entries required per each warp is less, and experimentally we
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found that the average number of entries per warp is less than 2. If an SM allows maximum W
resident warps, stores w entries per each warp, supports r operand registers for each instruction,
and allows maximum R registers per each thread, then the size of look up table (in bits) isW ∗w∗
sizeo fPC+ log2R∗ r.
4 EVALUATION METHODOLOGY
We implemented the proposed hardware changes and compiler optimizations in GPGPU-SimV3.x [11].
The modified instruction format is implemented by extending the PTXParser provided by GPGPU-
Sim. The GPGPU-Sim configuration used for the experiments is shown in Table 2. We used
GPUWattch [22] to measure the power consumption of register file.
Table 2. GPGPU-Sim Configuration
Resource Configuration
Architecture NVIDIA Tesla K20x
Number of SMs 14
Shader Core Clock 732 MHz
Technology Node 22nm
Register File Size per SM 256KB
Number of Register Banks 32
Max Number of TBs per SM 16
Max Number of Threads per SM 2048
Warp Scheduling LRR
Number of Schedulers per SM 4
Note that GPUWattch internally uses CACTI [5]
to measure the power dissipation that does not sup-
port leakage power saving mechanism. Therefore,
we modified GPUWattch to use CACTI-P [24] that
provides power gating technique, which can mini-
mize the leakage power by setting the SRAM cells
into low power (SLEEP or OFF) state. It uses min-
imum data retention voltage so that SRAM cells
can enter into SLEEP state without losing their
data. We chose SRAMvccmin to be the default value
(provided by CACTI-P depending on the technol-
ogy node, 22nm for this case). To put SRAM cells in OFF state, we configured SRAMvccmin to 0
V. In GPUs, the registers are allocated to each warp in a private manner. To independently turn the
power state of warp registers into OFF, SLEEP, and ON states, we set the granularity of the subarray
size in CACTI-P [24] to 1 warp register (a set of 32 registers). After running several experiments,
we chose the threshold value (W ) as 3, which achieves lowest energy for maximum number of ker-
nels. We used the latency to wake up a register from SLEEP to ON state to be 1 cycle as reported
in [24], and the latency to wake up a register from OFF to ON state be twice (i.e., 2 cycles) [23],
except for Section 5.7 where we consider the effect of other values for the wake up latencies on
performance and energy consumption. We report these latency and energy overheads in Section 5.6
and also include these overheads throughout our results.
We evaluated GREENER on several applications from the benchmark suites CUDA-SDK [8],
GPGPU-SIM [4], Parboil [27], and Rodinia [6]. Table 3 shows the list of applications and kernel that
is simulated for each application. We compiled all the applications using CUDA-4.02. We measured
the effectiveness of our approach using the following metrics: (1) Power, (2) Energy, (3) Simulation
Cycles.
5 EXPERIMENTAL RESULTS
In the results, we compare GREENER with Basline approach, which is the default approach that
does not use any leakage power saving mechanisms. Also, we compare it with warped register
file [1] technique (denoted as Sleep-Reg), which comes closest to our work. Sleep-Reg optimizes
the baseline approach by (1) turning OFF the unallocated registers and (2) turning the allocated
registers into SLEEP state immediately after the registers are accessed.
2GPGPU-Sim does not support above CUDA 4.0.
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Table 3. Benchmarks Used for Evaluation
Sr. No. Benchmark Application Notation Kernel Sr. No. Benchmark Application Notation Kernel
1 RODINIA backprop BP bpnn_adjust 12 GPGPU-SIM MUM MUM mummergpuKernel
weights_cuda
2 RODINIA bfs BFS1 Kernel 13 GPGPU-SIM NN NN1 executeFirstLayer
3 RODINIA bfs BFS2 Kernel2 14 GPGPU-SIM NN NN2 executeSecondLayer
4 CUDA-SDK Blackscholes BS BlackScholesGPU 15 GPGPU-SIM NN NN3 executeThirdLayer
5 RODINIA lavaMD LMD kernel_gpu_cuda 16 GPGPU-SIM NN NN4 executeFourthLayer
6 GPGPU-SIM LIB LIB Pathcalc_Portfolio_ 17 RODINIA pathfinder PF dynproc_kernel
KernelGPU
7 GPGPU-SIM LPS LPS GPU_laplace3d 18 CUDA-SDK scalarProd SP scalarProdGPU
8 CUDA-SDK MonteCarlo MC1 inverseCNDKernel 19 PARBOIL sgemm SGEMM mysgemmNT
9 CUDA-SDK MonteCarlo MC2 MonteCarloOne 20 PARBOIL spmv SPMV spmv_jds
BlockPerOption
10 PARBOIL mri-q MR1 ComputePhi 21 CUDA-SDK vectorAdd VA VecAdd
Mag_GPU
11 PARBOIL mri-q MR2 ComputeQ_GPU
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Fig. 6. Comparing Register Leakage Power
5.1 Comparing Register Leakage Power
Figure 6 shows the effectiveness of GREENER and Sleep-Reg by measuring the reduction in leak-
age power with respect to Baseline. From the figure, we observe that GREENER shows an average
(GeometricMean denoted asG.Mean) reduction of leakage power by 69.21%when compared to the
Baseline. It shows the GREENER is effective in turning the instruction registers into lower power
state, such as SLEEP or OFF state depending on the behavior of the registers. The Baseline does not
provide anymechanism to save the leakage power, as a result, the registers of a warp continue to con-
sume leakage power throughout the warp execution. Figure 6 also shows that Sleep-Reg approach
reduces the register leakage power by 60.23% when compared to Baseline, however,GREENER is
more power efficient than Sleep-Reg. It is because Sleep-Reg approach reduces the leakage power
by turning the instruction registers into SLEEP state immediately after the instruction operands are
accessed, without considering the access pattern of the registers. If a register needs an immediate
access, then keeping the register into SLEEP instead of ON state requires additional latency cycles
to wake up the register, and during these additional cycles, the registers consume power. Further,
GREENER saves more leakage power compared to Sleep-Reg by turning the registers into OFF
state when there is no future use of the register, whereas Sleep-Reg turns the register into only
SLEEP state irrespective of its further usage.
5.2 Performance Overhead Using Simulation Cycles
Figure 7 shows the performance overheads ofGREENER and Sleep-Reg approaches in terms of the
number of simulation cycles with respect to Baseline. On an average, the applications show a neg-
ligible performance overhead of 0.53% with respect to Baseline. A slowdown is expected because
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Fig. 8. Comparing Register Leakage Energy
GREENER turns the registers into SLEEP or OFF states to enable power savings, and these regis-
ters are turned back to ON state (woken up) when they need to be accessed. This wake up process
takes few additional latency cycles which leads to increase in the number of simulation cycles. In-
terestingly, some applications (BP, LPS, MC2, MR1, NN2, SP, and VA) show improvement in their
performance. This occurs due to the change in the issuing order of the instructions. The warps that
require their registers to be woken up can not be issued in its current cycle, instead other resident
warps that are ready can be issued. This change in the issue order leads to change in the memory
access patterns, which in turns changes L1 and L2 cache misses etc. In case of BP, LPS, MC2, and
NN1 applications, we observe an improvement in the performance due to less number of pipeline
stall cycles with GREENER when compared to Baseline. MR1 shows less number of scoreboard
stall cycles with GREENER when compared to Baseline. Though SP and VA applications have
same number L1 and L2 cache misses with GREENER and Baseline approach, GREENER shows
less number of pipeline stall cycles when compared to Baseline.
Figure 7 also shows that Sleep-Reg has an average performance degradation of 1.48% when com-
pared to the Baseline approach. This degradation is more when compared to GREENER because
Sleep-Reg turns all the instruction registers into SLEEP state after the instruction operands are ac-
cessed, irrespective of their usage pattern. If a register in SLEEP state is accessed in near future,
it needs to be turned on, this incurs additional wake up latencies with Sleep-Reg. Whereas, our ap-
proach minimizes these additional wake up latency cycles by retaining such registers in the ON
state. However, MR2 performs better with Sleep-Reg because it shows less number of scoreboard
and idle cycles than that of GREENER. Also, Sleep-Reg performs better with BS and NN1 since it
has less number of stall cycles when compared to GREENER.
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Fig. 9. Comparing Effectiveness of Individual Optimizations
5.3 Comparing Register Leakage Energy
Figure 8 compares the total energy savings of GREENER and Sleep-Reg w.r.t. Baseline. The re-
sults show that GREENER achieves an average reduction of register leakage energy by 69.04%
and 23.29% when compared to Baseline and Sleep-Reg respectively. From Figures 6 and 7, we see
that GREENER shows more leakage power saving, also has negligible performance overhead with
respect to the Baseline, hence we achieve a significant reduction in leakage energy. Also, the applica-
tions that exhibit more power savings and improve their performance withGREENER, further show
more leakage energy savings. Similarly, the applications that show leakage power savings but has
more performance overhead will reduce their leakage energy savings accordingly when compared
to Baseline and Sleep-Reg approaches.
5.4 Effectiveness of Optimizations
We show the effectiveness of the proposed optimizations in Figure 9. From the figure, we analyze
that the compiler optimization (discussed in Section 3.1, and denoted as Comp-OPT) saves more
energy (average 69.09%) when compared to Sleep-Reg (59.65%). This shows that turning the reg-
isters into low power states (SLEEP or OFF state) with the knowledge of register access pattern is
more effective than turning the registers into SLEEP state after accessing them.
The run-time optimization (discussed in Section 3.3) is evaluated by combining it with Comp-
OPT, and we denote them asGREENER in the figure. From the results, we observe that, for most of
the applications,GREENER showminor improvementswhen compared to Comp-OPT respectively.
This is because the run-time optimization helps only in correcting power state of a register by turning
to ON state when it detects the future access to the register at run-time. However, if the register is
not found to be accessed in the near future at run-time, it does not modify and retains the power
state as directed by the Comp-OPT. For some applications (e.g. NN3), GREENER is less efficient
when compared to Comp-OPT. It occurs when a register that is determined to be accessed in the
near future does not get accessed due to reasons such as scheduling order, scoreboard stalls, or
the unavailability of the corresponding execution unit. In those cases, keeping the register into low
power states (SLEEP or OFF) can save more energy instead of keeping it in ON state. Note that the
effectiveness of run-time optimization depends on the application behavior at the branch divergence
points.
5.5 Leakage Power with Different Register File Sizes
Figure 10 shows the effect of register file size on leakage power for Baseline, Sleep-Reg, and
GREENER approaches. The register file sizes used are 128KB, 256KB, and 512KB. In the fig-
ure, Baseline-128KB denotes the Baseline approach that is evaluated with 128KB register file size.
The other approaches are tagged in a similar way.
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Fig. 10. Comparing Leakage Power for Various Register File Sizes
From the figure, we can see that for all the three approaches, leakage power increases with the
increase in the register file size. This is because each memory cell in the register file consumes some
amount of leakage power, and with the increase in the number of registers, leakage power increases.
However, for Sleep-Reg and GREENER, this increase in the leakage power is less when compared
to Baseline since the register files in Baseline consume leakage power irrespective of the register
access. Whereas, registers can be put to lower power states with Sleep-Reg and GREENER. The
results also indicate that GREENER is effective when compared to Sleep-Reg and Baseline even
with the increase in register file size.
Interestingly,GREENERwith 512KB register file configuration consumes less amount of leakage
power than that of Baseline with 256KB configuration. Also, the leakage power of GREENER for
512KB configuration is comparable to that of Baseline-128KB. This shows that GREENER with
twice the register file size compared to Baseline, not only shows less amount of leakage power
consumption, but also can improve the amount of thread level parallelism.
5.6 Analyzing Hardware Overheads
To support leakage power saving, CACTI-P [24] introduces additional sleep transistors into the
SRAM structures. These transistors enable us to put the registers into low power states (SLEEP or
OFF) after accessing the operands (discussed in Section 3.4), also they enable us to wake up the
registers from lower power states before accessing the operands. For the configuration used in our
experiments, Table 4 shows the additional area, latency, and energy associated with the additional
sleep transistors circuitry. Note that in our experiments, we conservatively consider the latency
overhead to change the power state of a register from OFF to ON state to be 2 cycles.
Recall that GREENER encodes the power state of a register with its instruction, and we require
6 bits to encode the power states of the instruction registers. Currently, NVIDIA does not disclose
the machine code format of the instructions. However, we can adopt either of the following two
solutions as described in [30]. (1) If the instruction format has 6 unused bits, we can exploit these
bits to encode the power states. In this case, the instruction length would not increase, and there is no
additional power overhead. (2) If there are no unused bits in the instruction format, we can extend
the instruction length by 6 bits to encode the power states. However, this incurs additional storage
in the GPU pipeline, such as instruction buffers overhead. We measure the additional overhead
using GPUWattch framework by increasing the instruction length by 8 bits (2-bit padding for byte
alignment). We observe that adding 8 bits to the instruction has < 0.0001% area overhead and <
0.005% leakage power overhead in each SM.
As discussed in Section 3.4, we are required to modify scoreboard unit in the scheduler unit to
keep track of the read after read dependencies. Currently, GPUWattch does not support a power
model for scoreboard unit. However, depending on the following design choices we may require
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Table 4. Hardware Overheads for Sleep Transistor Circuitry
Parameter Overhead
Area 0.00875mm2
Wake up Latency (SLEEP to ON) 0.0197 ns (< 1 clock cycle)
Wake up Latency (OFF to ON state) 0.0551 ns (< 1 clock cycle)
Energy (SLEEP to ON and vice versa) 0.0633 nJ
Energy (OFF to ON and vice versa) 0.198 nJ
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Fig. 12. Comparing the Leakage Energy for Various Wake Up Latencies
additional overheads. (1) If the power model for scoreboard uses a bit mask to keep track of the
registers accessed by a warp, then we do not require any additional storage overhead. We can use
the existing bit mask to set the registers that will be read by a warp. (2) Instead, if the scoreboard
explicitly maintains the register numbers accessed by each warp, then we need to store up to 4 source
register numbers of an instruction. If each SM allowsW resident warps, and has R registers per each
thread, then the additional storage overhead for this scheme is 4 ∗W ∗ log2R. For the configuration
used in our experiments (i.e., W=64, R=64), the storage overhead is 192 bytes, which is < 0.1% of
register file size. Similarly, to support the run-time optimization, we require a look up table. For our
experiments, the additional storage required for lookup table is 1280 bytes (< 1% of the register file
size).
5.7 Effect of Wake up Latency
Figure 11 compares performance overhead of GREENER and Sleep-Reg with the Baseline for dif-
ferent values of wake up latencies. In the figure, GREENER-WL-X (X ∈ {2,3,4}) denotes the
GREENER approach, which considers the wake up latency to change a register state from SLEEP
to ON to be X cycles. Whereas, when a register state needs to be changed from OFF to ON, it
considers the latency to be 2X cycles. We use the similar notation for Sleep-Reg as well.
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Fig. 13. Comparing Leakage Energy by Including Routing Energy
For most of the applications, GREENER and Sleep-Reg show performance degradation with the
increase in the wake up latency. The increase in the overhead is expected because applications spend
additional simulation cycles for changing register’s state from OFF or SLEEP state to ON state.
Hence, with the increase in the wake up latency, these additional simulation cycles will increase.
Interestingly, some applications (MC1 and MC2) show performance improvement with the increase
in the wake up latency. This is because, as discussed in Section 5.2, with the addition of wake up
latency, the warps in the SM can get issued in different order, which can change the number of
L1-cache misses, L2-cache misses, and stall cycles etc. For MC1 and MC2, we find that the number
pipeline stall cycles decrease with increase in the wake up latencies. Similarly, for NN2 we observe
more number of L1 misses with GREENER when used with wake latency 2 cycles than that of 3
cycles, henceGREENER performs better with wake up latency 3 cycles. Also, for NN2,GREENER
performs better than Baseline for all wake up latencies due to a decrease in the L1 misses when
compared to Baseline. In case of SP, GREENER-WL-2 has more stall cycles when compared to
GREENER-WL-3. Further, for most of the applicationsGREENER performs better than Sleep-Reg
with various wake up latencies.
We also compare the energy savings by varying the wake up latencies as shown in Figure 12.
The results indicate that even with varying the wake up latency, the applications show significant
reduction in the leakage energy when compared to Baseline. Also, the applications show more
energy savings with GREENER when compared to Sleep-Reg for all wake up latencies.
5.8 Leakage Energy Savings with Routing
So far we discussed the energy efficiency of registers in a register file, however, GPUs also consume
energy for routing of data and address through the register file. While modeling the register file,
McPAT uses H-Tree distribution network to route data and address [23]. The H-Tree network spends
a constant amount of leakage power, and various organizations can be exploited to reduce this power
and to meet routing requirement [5]. Our work focuses only on reducing the leakage power of
memory cells of the register file by analyzing the register access patterns, and reducing the routing
power is not in this scope. However, we show the effectiveness of GREENER by including the
constant routing energy as shown in Figure 13. From the results, we observe thatGREENER reduces
the leakage energy on an average by 32.54% when compared to Baseline, which is more than that
of Sleep-Reg (27.15%). However, the energy savings when including the routing energy are reduced
when compared to that of results in Figure 8 because GREENER does not provide any mechanism
to optimize the routing power, hence the routing power remains unaffected.
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5.9 Leakage Energy Savings with Different Schedulers
Figure 14 and 15 show the effectiveness ofGREENERwhen it is evaluated with GTO and two-level
scheduling policies respectively. The figures compare GREENER and Sleep-Reg with Baseline by
measuring the reduction in leakage energy for the corresponding scheduling policies. The results
show that GREENER-GTO andGREENER-two-level achieve an average reduction leakage energy
by 68.95% and 69.64% with respect to Baseline-GTO and Baseline-two-level respectively. With
different scheduling policies, the warps in the SM have different interleaving patterns, which affect
the distance between the two consecutive accesses to a register. Even with the change in these access
patterns, GREENER shows reduction in leakage energy when compared to Baseline and Sleep-
Reg. We also find that Baseline-GTO performs better than Baseline-two-level in terms of simulation
cycles, hence Baseline-GTO relatively consumes less leakage energy when compared to Baseline-
two-level. However, the average energy savings of GREENER are not affected significantly even
with change in the scheduler.
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5.10 Leakage Energy with Various Technologies
Figure 16 shows the effectiveness of GREENER for various technology parameters (45nm, 32nm,
and 22nm). The results show a significant reduction in leakage energy with GREENER for all the
applications even for various technology nodes. Further, it reduces the energy when compared to
Sleep-Reg. With transition of technology from 45nm to 32nm, we observe an increase in the leakage
energy for the Baseline approach, but GREENER shows an increase in the leakage energy savings
even with the transition. To model 22nm technology node, McPAT uses double gated technology
to reduce the amount of leakage power, even with the advances in technology, GREENER shows
a reduction in leakage power when compared to Baseline. To summarize, architectural techniques
help in reducing the leakage power of a register file, in addition, the knowledge of register access
patterns and compiler optimizations further help in reducing the leakage power and energy.
6 RELATED WORK
Leakage and dynamic power are the two major sources of power dissipation in CMOS technology.
Reducing the leakage and dynamic power has been well studied in the context of CPUs when com-
pared to GPUs. ThoughGREENER is only for saving leakage power consumption of GPU register
files, we describe briefly the techniques to save leakage and dynamic power in the context of both
CPUs as well as GPUs. A comprehensive list of architectural techniques to reduce leakage and dy-
namic power of CPUs are described in [16]. Mittal et al. [25] discuss the state of the art approaches
for reducing the power consumption of CPU register file. A survey of methods to reduce GPU power
is presented in [26].
6.1 CPU Leakage Power Saving Techniques
Powell et al. [29] proposed a state destroying technique, Gated-Vdd, to minimize the leakage power
of SRAM cells by gating supply voltage. Several methods [15, 36, 37] leverage Gated-Vdd technique
to reduce the leakage power of cache memory by turning off the inactive cache lines. However, these
techniques cannot preserve the state of the cache lines. To maintain the state, Flautner et al. [9]
proposed an architectural technique that reduces the leakage power by putting the cache lines into
a drowsy state. Other approaches [13, 28] exploit this by using cache access patterns to put cache
lines in the drowsy state. As expected, the leakage power savings in this (drowsy) approach are less
when compared to Gated-Vdd approach.
6.2 GPU Leakage Power Saving Techniques
Warped register file [1] reduces leakage power of register files by putting the registers into the
drowsy state immediately after accessing them. However, it does not take into account the register
access pattern while turning the registers into low power states, hence it can have high overhead
whenever there are frequent wake up signals to the drowsy registers. In contrast, GREENER con-
siders register access information and proposes compile-time and run-time optimizations to make
the register file energy efficient. Their approach is closest to GREENER and has been quantitatively
compared in Section 5.
Register file virtualization [14] reduces the register leakage power by reallocating unused regis-
ters to another warp. This uses additional meta instructions to turn off the unused registers. However,
the meta instructions are inserted at every 18 instructions, which can cause a delay in turning off
the registers. GREENER encodes the power saving states of the registers in the same instruction,
and hence the registers can be switched to low power state at the earliest. Their approach optimizes
power for unused registers only, while GREENER can put even a used register into low power state
if the next use is far away in the execution.
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Pilot register file [2] partitions the register file into fast and slow register files, and it allocates
the registers into these parts depending on the frequency of the register usage. It uses compiler and
profiling information to allocate the register into one of these parts. The partition of the registers
is done statically. Therefore, if a register is accessed more frequently for some duration, and less
frequently for other duration, then allocating the register to either of the partitions can make it less
energy efficient. GREENER changes power state during the execution, so it does not suffer from
this drawback.
Warped Gates [3] exploits the idle execution units to reduce the leakage power with a gating
aware scheduling policy. This approach is complementary to GREENER and it should be possible
to combine the two techniques to further reduce leakage power.
6.3 Dynamic Power Saving Techniques for CPU and GPU
In CPUs, dynamic voltage frequency scaling (DVFS) has been widely adopted at the system level [34],
compiler level [12, 35], and hardware level [31] to reduce dynamic power consumption. In case of
GPUs, equalizer [33] dynamically adjusts the core and memory frequencies depending on the ap-
plication behavior and the user requirement (i.e., power or performance). Lee et al. [20] propose
mechanisms to dynamically adjust the voltage and frequency values to improve the throughput of
applications under the power constraints. GPUWattch [22] uses DVFS algorithm to reduce the dy-
namic power by adjusting the processor frequency depending on the number of stall cycles. Warped
compression [21] exploits the register value similarity to reduce effective register file size to mini-
mize the dynamic as well as leakage power. Gebhart et al. [10] propose two complementary tech-
niques to reduce GPU energy. The hierarchical register file proposed by them reduces register file
energy by replacing the single register file with a multilevel hierarchical register file. Further, they
design a multi level scheduler that partitions warps to active and pending warps and propose mech-
anisms to schedule these warps to achieve energy efficiency. These techniques mainly focus on
reducing the dynamic power of GPUs and are orthogonal to our approach.
6.4 Miscellaneous
Seth et al. [32] present algorithmic strategies for insertion of processor idle instructions at various
points in the program such that the overall energy is reduced. Sami et al. [30] employ liveness
analysis to reduce the register file power in VLIW embedded architectures. Their approach exploits
operand forwarding paths to minimize the number of register accesses of short lived registers. Hence,
their mechanism is beneficial to the applications that have large number of short living registers.
7 CONCLUSIONS AND FUTURE WORK
This paper focuses on reducing the leakage power of the register file in GPUs. We discuss various
opportunities to save leakage power of the registers by analyzing the access patterns of the registers.
We propose a new assembly instruction format that supports the power states of instruction’s regis-
ters. Further, we provide a compiler analysis that determines the power state of each register at each
program point, also transforms an input assembly to power optimized assembly code. To improve
the effectiveness further, we introduce a run-time optimization that dynamically corrects the power
states determined by the static analysis.
We implemented the proposed ideas in GPGPU-Sim simulator and evaluated them on several
kernels from CUDASDK, GPGPU-SIM, Parboil, and Rodinia benchmark suites. We achieved an
average reduction of leakage energy by 69.04% and maximum reduction of 87.95% with a negligi-
ble performance overhead when compared to baseline approach.
The register leakage power constitutes a part of the total leakage power. Similarly, other resources
in the GPU such as shared memory, cache, and DRAM, dissipate leakage power during a kernel
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execution. In future, we plan to work on reducing the power consumption of the other GPU resources
by analyzing the application behavior and the resource access patterns.
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